ksz8051_driver.h
Go to the documentation of this file.
1 /**
2  * @file ksz8051_driver.h
3  * @brief KSZ8051 Ethernet PHY transceiver
4  *
5  * @section License
6  *
7  * Copyright (C) 2010-2018 Oryx Embedded SARL. All rights reserved.
8  *
9  * This file is part of CycloneTCP Open.
10  *
11  * This program is free software; you can redistribute it and/or
12  * modify it under the terms of the GNU General Public License
13  * as published by the Free Software Foundation; either version 2
14  * of the License, or (at your option) any later version.
15  *
16  * This program is distributed in the hope that it will be useful,
17  * but WITHOUT ANY WARRANTY; without even the implied warranty of
18  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19  * GNU General Public License for more details.
20  *
21  * You should have received a copy of the GNU General Public License
22  * along with this program; if not, write to the Free Software Foundation,
23  * Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
24  *
25  * @author Oryx Embedded SARL (www.oryx-embedded.com)
26  * @version 1.9.0
27  **/
28 
29 #ifndef _KSZ8051_DRIVER_H
30 #define _KSZ8051_DRIVER_H
31 
32 //Dependencies
33 #include "core/nic.h"
34 
35 //PHY address
36 #ifndef KSZ8051_PHY_ADDR
37  #define KSZ8051_PHY_ADDR 1
38 #elif (KSZ8051_PHY_ADDR < 0 || KSZ8051_PHY_ADDR > 31)
39  #error KSZ8051_PHY_ADDR parameter is not valid
40 #endif
41 
42 //KSZ8051 registers
43 #define KSZ8051_PHY_REG_BMCR 0x00
44 #define KSZ8051_PHY_REG_BMSR 0x01
45 #define KSZ8051_PHY_REG_PHYIDR1 0x02
46 #define KSZ8051_PHY_REG_PHYIDR2 0x03
47 #define KSZ8051_PHY_REG_ANAR 0x04
48 #define KSZ8051_PHY_REG_ANLPAR 0x05
49 #define KSZ8051_PHY_REG_ANER 0x06
50 #define KSZ8051_PHY_REG_ANNPTR 0x07
51 #define KSZ8051_PHY_REG_LPNPAR 0x08
52 #define KSZ8051_PHY_REG_AFECON1 0x11
53 #define KSZ8051_PHY_REG_RXERCTR 0x15
54 #define KSZ8051_PHY_REG_OMSO 0x16
55 #define KSZ8051_PHY_REG_OMSS 0x17
56 #define KSZ8051_PHY_REG_EXCON 0x18
57 #define KSZ8051_PHY_REG_ICSR 0x1B
58 #define KSZ8051_PHY_REG_LINKMDCS 0x1D
59 #define KSZ8051_PHY_REG_PHYCON1 0x1E
60 #define KSZ8051_PHY_REG_PHYCON2 0x1F
61 
62 //BMCR register
63 #define BMCR_RESET (1 << 15)
64 #define BMCR_LOOPBACK (1 << 14)
65 #define BMCR_SPEED_SEL (1 << 13)
66 #define BMCR_AN_EN (1 << 12)
67 #define BMCR_POWER_DOWN (1 << 11)
68 #define BMCR_ISOLATE (1 << 10)
69 #define BMCR_RESTART_AN (1 << 9)
70 #define BMCR_DUPLEX_MODE (1 << 8)
71 #define BMCR_COL_TEST (1 << 7)
72 
73 //BMSR register
74 #define BMSR_100BT4 (1 << 15)
75 #define BMSR_100BTX_FD (1 << 14)
76 #define BMSR_100BTX (1 << 13)
77 #define BMSR_10BT_FD (1 << 12)
78 #define BMSR_10BT (1 << 11)
79 #define BMSR_NO_PREAMBLE (1 << 6)
80 #define BMSR_AN_COMPLETE (1 << 5)
81 #define BMSR_REMOTE_FAULT (1 << 4)
82 #define BMSR_AN_ABLE (1 << 3)
83 #define BMSR_LINK_STATUS (1 << 2)
84 #define BMSR_JABBER_DETECT (1 << 1)
85 #define BMSR_EXTENDED_CAP (1 << 0)
86 
87 //ANAR register
88 #define ANAR_NEXT_PAGE (1 << 15)
89 #define ANAR_REMOTE_FAULT (1 << 13)
90 #define ANAR_PAUSE1 (1 << 11)
91 #define ANAR_PAUSE0 (1 << 10)
92 #define ANAR_100BT4 (1 << 9)
93 #define ANAR_100BTX_FD (1 << 8)
94 #define ANAR_100BTX (1 << 7)
95 #define ANAR_10BT_FD (1 << 6)
96 #define ANAR_10BT (1 << 5)
97 #define ANAR_SELECTOR4 (1 << 4)
98 #define ANAR_SELECTOR3 (1 << 3)
99 #define ANAR_SELECTOR2 (1 << 2)
100 #define ANAR_SELECTOR1 (1 << 1)
101 #define ANAR_SELECTOR0 (1 << 0)
102 
103 //ANLPAR register
104 #define ANLPAR_NEXT_PAGE (1 << 15)
105 #define ANLPAR_LP_ACK (1 << 14)
106 #define ANLPAR_REMOTE_FAULT (1 << 13)
107 #define ANLPAR_PAUSE1 (1 << 11)
108 #define ANLPAR_PAUSE0 (1 << 10)
109 #define ANLPAR_100BT4 (1 << 9)
110 #define ANLPAR_100BTX_FD (1 << 8)
111 #define ANLPAR_100BTX (1 << 7)
112 #define ANLPAR_10BT_FD (1 << 6)
113 #define ANLPAR_10BT (1 << 5)
114 #define ANLPAR_SELECTOR4 (1 << 4)
115 #define ANLPAR_SELECTOR3 (1 << 3)
116 #define ANLPAR_SELECTOR2 (1 << 2)
117 #define ANLPAR_SELECTOR1 (1 << 1)
118 #define ANLPAR_SELECTOR0 (1 << 0)
119 
120 //ANER register
121 #define ANER_PAR_DET_FAULT (1 << 4)
122 #define ANER_LP_NEXT_PAGE_ABLE (1 << 3)
123 #define ANER_NEXT_PAGE_ABLE (1 << 2)
124 #define ANER_PAGE_RECEIVED (1 << 1)
125 #define ANER_LP_AN_ABLE (1 << 0)
126 
127 //ANNPTR register
128 #define ANNPTR_NEXT_PAGE (1 << 15)
129 #define ANNPTR_MSG_PAGE (1 << 13)
130 #define ANNPTR_ACK2 (1 << 12)
131 #define ANNPTR_TOGGLE (1 << 11)
132 #define ANNPTR_MESSAGE10 (1 << 10)
133 #define ANNPTR_MESSAGE9 (1 << 9)
134 #define ANNPTR_MESSAGE8 (1 << 8)
135 #define ANNPTR_MESSAGE7 (1 << 7)
136 #define ANNPTR_MESSAGE6 (1 << 6)
137 #define ANNPTR_MESSAGE5 (1 << 5)
138 #define ANNPTR_MESSAGE4 (1 << 4)
139 #define ANNPTR_MESSAGE3 (1 << 3)
140 #define ANNPTR_MESSAGE2 (1 << 2)
141 #define ANNPTR_MESSAGE1 (1 << 1)
142 #define ANNPTR_MESSAGE0 (1 << 0)
143 
144 //LPNPAR register
145 #define LPNPAR_NEXT_PAGE (1 << 15)
146 #define LPNPAR_ACK (1 << 14)
147 #define LPNPAR_MSG_PAGE (1 << 13)
148 #define LPNPAR_ACK2 (1 << 12)
149 #define LPNPAR_TOGGLE (1 << 11)
150 #define LPNPAR_MESSAGE10 (1 << 10)
151 #define LPNPAR_MESSAGE9 (1 << 9)
152 #define LPNPAR_MESSAGE8 (1 << 8)
153 #define LPNPAR_MESSAGE7 (1 << 7)
154 #define LPNPAR_MESSAGE6 (1 << 6)
155 #define LPNPAR_MESSAGE5 (1 << 5)
156 #define LPNPAR_MESSAGE4 (1 << 4)
157 #define LPNPAR_MESSAGE3 (1 << 3)
158 #define LPNPAR_MESSAGE2 (1 << 2)
159 #define LPNPAR_MESSAGE1 (1 << 1)
160 #define LPNPAR_MESSAGE0 (1 << 0)
161 
162 //AFECON1 register
163 #define AFECON1_SLOW_OSC_MODE_EN (1 << 5)
164 
165 //OMSO register
166 #define OMSO_BCAST_OFF_OVERRIDE (1 << 9)
167 #define OMSO_MII_BTB_OVERRIDE (1 << 7)
168 #define OMSO_RMII_BTB_OVERRIDE (1 << 6)
169 #define OMSO_NAND_TREE_OVERRIDE (1 << 5)
170 #define OMSO_RMII_OVERRIDE (1 << 1)
171 #define OMSO_MII_OVERRIDE (1 << 0)
172 
173 //OMSS register
174 #define OMSS_PHYAD2 (1 << 15)
175 #define OMSS_PHYAD1 (1 << 14)
176 #define OMSS_PHYAD0 (1 << 13)
177 #define OMSS_BCAST_OFF_STATUS (1 << 9)
178 #define OMSS_MII_BTB_STATUS (1 << 7)
179 #define OMSS_RMII_BTB_STATUS (1 << 6)
180 #define OMSS_NAND_TREE_STATUS (1 << 5)
181 #define OMSS_RMII_STATUS (1 << 1)
182 #define OMSS_MII_STATUS (1 << 0)
183 
184 //EXCON register
185 #define EXCON_EDPD_DIS (1 << 11)
186 #define EXCON_100BTX_PREAMBLE_RES (1 << 10)
187 #define EXCON_10BT_PREAMBLE_RES (1 << 6)
188 
189 //ICSR register
190 #define ICSR_JABBER_IE (1 << 15)
191 #define ICSR_RECEIVE_ERROR_IE (1 << 14)
192 #define ICSR_PAGE_RECEIVED_IE (1 << 13)
193 #define ICSR_PAR_DET_FAULT_IE (1 << 12)
194 #define ICSR_LP_ACK_IE (1 << 11)
195 #define ICSR_LINK_DOWN_IE (1 << 10)
196 #define ICSR_REMOTE_FAULT_IE (1 << 9)
197 #define ICSR_LINK_UP_IE (1 << 8)
198 #define ICSR_JABBER_IF (1 << 7)
199 #define ICSR_RECEIVE_ERROR_IF (1 << 6)
200 #define ICSR_PAGE_RECEIVED_IF (1 << 5)
201 #define ICSR_PAR_DET_FAULT_IF (1 << 4)
202 #define ICSR_LP_ACK_IF (1 << 3)
203 #define ICSR_LINK_DOWN_IF (1 << 2)
204 #define ICSR_REMOTE_FAULT_IF (1 << 1)
205 #define ICSR_LINK_UP_IF (1 << 0)
206 
207 //LINKMDCS register
208 #define LINKMDCS_CABLE_DIAG_EN (1 << 15)
209 #define LINKMDCS_CABLE_DIAG_RES1 (1 << 14)
210 #define LINKMDCS_CABLE_DIAG_RES0 (1 << 13)
211 #define LINKMDCS_SHORT_CABLE (1 << 12)
212 #define LINKMDCS_CABLE_FAULT_CNT8 (1 << 8)
213 #define LINKMDCS_CABLE_FAULT_CNT7 (1 << 7)
214 #define LINKMDCS_CABLE_FAULT_CNT6 (1 << 6)
215 #define LINKMDCS_CABLE_FAULT_CNT5 (1 << 5)
216 #define LINKMDCS_CABLE_FAULT_CNT4 (1 << 4)
217 #define LINKMDCS_CABLE_FAULT_CNT3 (1 << 3)
218 #define LINKMDCS_CABLE_FAULT_CNT2 (1 << 2)
219 #define LINKMDCS_CABLE_FAULT_CNT1 (1 << 1)
220 #define LINKMDCS_CABLE_FAULT_CNT0 (1 << 0)
221 
222 //PHYCON1 register
223 #define PHYCON1_PAUSE_EN (1 << 9)
224 #define PHYCON1_LINK_STATUS (1 << 8)
225 #define PHYCON1_POL_STATUS (1 << 7)
226 #define PHYCON1_MDIX_STATE (1 << 5)
227 #define PHYCON1_ENERGY_DETECT (1 << 4)
228 #define PHYCON1_ISOLATE (1 << 3)
229 #define PHYCON1_OP_MODE2 (1 << 2)
230 #define PHYCON1_OP_MODE1 (1 << 1)
231 #define PHYCON1_OP_MODE0 (1 << 0)
232 
233 //Operation mode indication
234 #define PHYCON1_OP_MODE_MASK (7 << 0)
235 #define PHYCON1_OP_MODE_AN (0 << 0)
236 #define PHYCON1_OP_MODE_10BT (1 << 0)
237 #define PHYCON1_OP_MODE_100BTX (2 << 0)
238 #define PHYCON1_OP_MODE_10BT_FD (5 << 0)
239 #define PHYCON1_OP_MODE_100BTX_FD (6 << 0)
240 
241 //PHYCON2 register
242 #define PHYCON2_HP_MDIX (1 << 15)
243 #define PHYCON2_MDIX_SEL (1 << 14)
244 #define PHYCON2_PAIR_SWAP_DIS (1 << 13)
245 #define PHYCON2_FORCE_LINK (1 << 11)
246 #define PHYCON2_POWER_SAVING (1 << 10)
247 #define PHYCON2_INT_LEVEL (1 << 9)
248 #define PHYCON2_JABBER_EN (1 << 8)
249 #define PHYCON2_RMII_REF_CLK_SEL (1 << 7)
250 #define PHYCON2_LED_MODE1 (1 << 5)
251 #define PHYCON2_LED_MODE0 (1 << 4)
252 #define PHYCON2_TX_DIS (1 << 3)
253 #define PHYCON2_REMOTE_LOOPBACK (1 << 2)
254 #define PHYCON2_SQE_TEST_EN (1 << 1)
255 #define PHYCON2_SCRAMBLER_DIS (1 << 0)
256 
257 //C++ guard
258 #ifdef __cplusplus
259  extern "C" {
260 #endif
261 
262 //KSZ8051 Ethernet PHY driver
263 extern const PhyDriver ksz8051PhyDriver;
264 
265 //KSZ8051 related functions
266 error_t ksz8051Init(NetInterface *interface);
267 
268 void ksz8051Tick(NetInterface *interface);
269 
270 void ksz8051EnableIrq(NetInterface *interface);
271 void ksz8051DisableIrq(NetInterface *interface);
272 
273 void ksz8051EventHandler(NetInterface *interface);
274 
275 void ksz8051WritePhyReg(NetInterface *interface, uint8_t address, uint16_t data);
276 uint16_t ksz8051ReadPhyReg(NetInterface *interface, uint8_t address);
277 
278 void ksz8051DumpPhyReg(NetInterface *interface);
279 
280 //C++ guard
281 #ifdef __cplusplus
282  }
283 #endif
284 
285 #endif
void ksz8051DumpPhyReg(NetInterface *interface)
Dump PHY registers for debugging purpose.
void ksz8051EnableIrq(NetInterface *interface)
Enable interrupts.
error_t ksz8051Init(NetInterface *interface)
KSZ8051 PHY transceiver initialization.
void ksz8051WritePhyReg(NetInterface *interface, uint8_t address, uint16_t data)
Write PHY register.
const PhyDriver ksz8051PhyDriver
KSZ8051 Ethernet PHY driver.
void ksz8051EventHandler(NetInterface *interface)
KSZ8051 event handler.
PHY driver.
Definition: nic.h:196
void ksz8051Tick(NetInterface *interface)
KSZ8051 timer handler.
uint16_t ksz8051ReadPhyReg(NetInterface *interface, uint8_t address)
Read PHY register.
Ipv6Addr address
error_t
Error codes.
Definition: error.h:40
uint8_t data[]
Definition: dtls_misc.h:167
#define NetInterface
Definition: net.h:34
void ksz8051DisableIrq(NetInterface *interface)
Disable interrupts.
Network interface controller abstraction layer.