Go to the documentation of this file.
31 #ifndef _MCIMX6UL_ETH1_DRIVER_H
32 #define _MCIMX6UL_ETH1_DRIVER_H
35 #ifndef MCIMX6UL_ETH1_TX_BUFFER_COUNT
36 #define MCIMX6UL_ETH1_TX_BUFFER_COUNT 8
37 #elif (MCIMX6UL_ETH1_TX_BUFFER_COUNT < 1)
38 #error MCIMX6UL_ETH1_TX_BUFFER_COUNT parameter is not valid
42 #ifndef MCIMX6UL_ETH1_TX_BUFFER_SIZE
43 #define MCIMX6UL_ETH1_TX_BUFFER_SIZE 1536
44 #elif (MCIMX6UL_ETH1_TX_BUFFER_SIZE != 1536)
45 #error MCIMX6UL_ETH1_TX_BUFFER_SIZE parameter is not valid
49 #ifndef MCIMX6UL_ETH1_RX_BUFFER_COUNT
50 #define MCIMX6UL_ETH1_RX_BUFFER_COUNT 8
51 #elif (MCIMX6UL_ETH1_RX_BUFFER_COUNT < 1)
52 #error MCIMX6UL_ETH1_RX_BUFFER_COUNT parameter is not valid
56 #ifndef MCIMX6UL_ETH1_RX_BUFFER_SIZE
57 #define MCIMX6UL_ETH1_RX_BUFFER_SIZE 1536
58 #elif (MCIMX6UL_ETH1_RX_BUFFER_SIZE != 1536)
59 #error MCIMX6UL_ETH1_RX_BUFFER_SIZE parameter is not valid
63 #ifndef MCIMX6UL_ETH1_IRQ_PRIORITY
64 #define MCIMX6UL_ETH1_IRQ_PRIORITY 21
65 #elif (MCIMX6UL_ETH1_IRQ_PRIORITY < 0)
66 #error MCIMX6UL_ETH1_IRQ_PRIORITY parameter is not valid
70 #ifndef MCIMX6UL_ETH1_RAM_SECTION
71 #define MCIMX6UL_ETH1_RAM_SECTION "NonCacheable"
75 #define ENET_TBD0_R 0x80000000
76 #define ENET_TBD0_TO1 0x40000000
77 #define ENET_TBD0_W 0x20000000
78 #define ENET_TBD0_TO2 0x10000000
79 #define ENET_TBD0_L 0x08000000
80 #define ENET_TBD0_TC 0x04000000
81 #define ENET_TBD0_DATA_LENGTH 0x0000FFFF
82 #define ENET_TBD1_DATA_POINTER 0xFFFFFFFF
83 #define ENET_TBD2_INT 0x40000000
84 #define ENET_TBD2_TS 0x20000000
85 #define ENET_TBD2_PINS 0x10000000
86 #define ENET_TBD2_IINS 0x08000000
87 #define ENET_TBD2_TXE 0x00008000
88 #define ENET_TBD2_UE 0x00002000
89 #define ENET_TBD2_EE 0x00001000
90 #define ENET_TBD2_FE 0x00000800
91 #define ENET_TBD2_LCE 0x00000400
92 #define ENET_TBD2_OE 0x00000200
93 #define ENET_TBD2_TSE 0x00000100
94 #define ENET_TBD4_BDU 0x80000000
95 #define ENET_TBD5_TIMESTAMP 0xFFFFFFFF
98 #define ENET_RBD0_E 0x80000000
99 #define ENET_RBD0_RO1 0x40000000
100 #define ENET_RBD0_W 0x20000000
101 #define ENET_RBD0_RO2 0x10000000
102 #define ENET_RBD0_L 0x08000000
103 #define ENET_RBD0_M 0x01000000
104 #define ENET_RBD0_BC 0x00800000
105 #define ENET_RBD0_MC 0x00400000
106 #define ENET_RBD0_LG 0x00200000
107 #define ENET_RBD0_NO 0x00100000
108 #define ENET_RBD0_CR 0x00040000
109 #define ENET_RBD0_OV 0x00020000
110 #define ENET_RBD0_TR 0x00010000
111 #define ENET_RBD0_DATA_LENGTH 0x0000FFFF
112 #define ENET_RBD1_DATA_POINTER 0xFFFFFFFF
113 #define ENET_RBD2_ME 0x80000000
114 #define ENET_RBD2_PE 0x04000000
115 #define ENET_RBD2_CE 0x02000000
116 #define ENET_RBD2_UC 0x01000000
117 #define ENET_RBD2_INT 0x00800000
118 #define ENET_RBD2_VPCP 0x0000E000
119 #define ENET_RBD2_ICE 0x00000020
120 #define ENET_RBD2_PCR 0x00000010
121 #define ENET_RBD2_VLAN 0x00000004
122 #define ENET_RBD2_IPV6 0x00000002
123 #define ENET_RBD2_FRAG 0x00000001
124 #define ENET_RBD3_HEADER_LENGTH 0xF8000000
125 #define ENET_RBD3_PROTOCOL_TYPE 0x00FF0000
126 #define ENET_RBD3_PAYLOAD_CHECKSUM 0x0000FFFF
127 #define ENET_RBD4_BDU 0x80000000
128 #define ENET_RBD5_TIMESTAMP 0xFFFFFFFF
const NicDriver mcimx6ulEth1Driver
i.MX6UL Ethernet MAC driver (ENET1 instance)
void mcimx6ulEth1WritePhyReg(uint8_t opcode, uint8_t phyAddr, uint8_t regAddr, uint16_t data)
Write PHY register.
uint32_t mcimx6ulEth1CalcCrc(const void *data, size_t length)
CRC calculation.
void mcimx6ulEth1InitGpio(NetInterface *interface)
GPIO configuration.
Structure describing a buffer that spans multiple chunks.
error_t mcimx6ulEth1UpdateMacAddrFilter(NetInterface *interface)
Configure MAC address filtering.
error_t mcimx6ulEth1Init(NetInterface *interface)
i.MX6UL Ethernet MAC initialization
error_t mcimx6ulEth1ReceivePacket(NetInterface *interface)
Receive a packet.
error_t mcimx6ulEth1UpdateMacConfig(NetInterface *interface)
Adjust MAC configuration parameters for proper operation.
void mcimx6ulEth1InitBufferDesc(NetInterface *interface)
Initialize buffer descriptors.
void mcimx6ulEth1Tick(NetInterface *interface)
i.MX6UL Ethernet MAC timer handler
void mcimx6ulEth1DisableIrq(NetInterface *interface)
Disable interrupts.
void mcimx6ulEth1EventHandler(NetInterface *interface)
i.MX6UL Ethernet MAC event handler
error_t mcimx6ulEth1SendPacket(NetInterface *interface, const NetBuffer *buffer, size_t offset, NetTxAncillary *ancillary)
Send a packet.
uint16_t mcimx6ulEth1ReadPhyReg(uint8_t opcode, uint8_t phyAddr, uint8_t regAddr)
Read PHY register.
void mcimx6ulEth1EnableIrq(NetInterface *interface)
Enable interrupts.