Go to the documentation of this file.
31 #ifndef _SAM9263_ETH_DRIVER_H
32 #define _SAM9263_ETH_DRIVER_H
35 #ifndef SAM9263_ETH_TX_BUFFER_COUNT
36 #define SAM9263_ETH_TX_BUFFER_COUNT 3
37 #elif (SAM9263_ETH_TX_BUFFER_COUNT < 1)
38 #error SAM9263_ETH_TX_BUFFER_COUNT parameter is not valid
42 #ifndef SAM9263_ETH_TX_BUFFER_SIZE
43 #define SAM9263_ETH_TX_BUFFER_SIZE 1536
44 #elif (SAM9263_ETH_TX_BUFFER_SIZE != 1536)
45 #error SAM9263_ETH_TX_BUFFER_SIZE parameter is not valid
49 #ifndef SAM9263_ETH_RX_BUFFER_COUNT
50 #define SAM9263_ETH_RX_BUFFER_COUNT 72
51 #elif (SAM9263_ETH_RX_BUFFER_COUNT < 12)
52 #error SAM9263_ETH_RX_BUFFER_COUNT parameter is not valid
56 #ifndef SAM9263_ETH_RX_BUFFER_SIZE
57 #define SAM9263_ETH_RX_BUFFER_SIZE 128
58 #elif (SAM9263_ETH_RX_BUFFER_SIZE != 128)
59 #error SAM9263_ETH_RX_BUFFER_SIZE parameter is not valid
63 #define AT91C_BASE_EMAC AT91C_BASE_MACB
66 #define AT91C_EMAC_RMII_MASK_C AT91C_PC25_ERXDV
68 #define AT91C_EMAC_RMII_MASK_E (AT91C_PE30_EMDIO | \
69 AT91C_PE29_EMDC | AT91C_PE28_ETXEN | AT91C_PE27_ERXER | AT91C_PE26_ERX1 | \
70 AT91C_PE25_ERX0 | AT91C_PE24_ETX1 | AT91C_PE23_ETX0 | AT91C_PE21_ETXCK)
73 #define AT91C_EMAC_SOF_01 (1 << 30)
74 #define AT91C_EMAC_RW_01 (1 << 28)
75 #define AT91C_EMAC_RW_10 (2 << 28)
76 #define AT91C_EMAC_CODE_10 (2 << 16)
79 #define AT91C_EMAC_TX_USED 0x80000000
80 #define AT91C_EMAC_TX_WRAP 0x40000000
81 #define AT91C_EMAC_TX_ERROR 0x20000000
82 #define AT91C_EMAC_TX_UNDERRUN 0x10000000
83 #define AT91C_EMAC_TX_EXHAUSTED 0x08000000
84 #define AT91C_EMAC_TX_NO_CRC 0x00010000
85 #define AT91C_EMAC_TX_LAST 0x00008000
86 #define AT91C_EMAC_TX_LENGTH 0x000007FF
89 #define AT91C_EMAC_RX_ADDRESS 0xFFFFFFFC
90 #define AT91C_EMAC_RX_WRAP 0x00000002
91 #define AT91C_EMAC_RX_OWNERSHIP 0x00000001
92 #define AT91C_EMAC_RX_BROADCAST 0x80000000
93 #define AT91C_EMAC_RX_MULTICAST_HASH 0x40000000
94 #define AT91C_EMAC_RX_UNICAST_HASH 0x20000000
95 #define AT91C_EMAC_RX_EXT_ADDR 0x10000000
96 #define AT91C_EMAC_RX_SAR1 0x04000000
97 #define AT91C_EMAC_RX_SAR2 0x02000000
98 #define AT91C_EMAC_RX_SAR3 0x01000000
99 #define AT91C_EMAC_RX_SAR4 0x00800000
100 #define AT91C_EMAC_RX_TYPE_ID 0x00400000
101 #define AT91C_EMAC_RX_VLAN_TAG 0x00200000
102 #define AT91C_EMAC_RX_PRIORITY_TAG 0x00100000
103 #define AT91C_EMAC_RX_VLAN_PRIORITY 0x000E0000
104 #define AT91C_EMAC_RX_CFI 0x00010000
105 #define AT91C_EMAC_RX_EOF 0x00008000
106 #define AT91C_EMAC_RX_SOF 0x00004000
107 #define AT91C_EMAC_RX_OFFSET 0x00003000
108 #define AT91C_EMAC_RX_LENGTH 0x00000FFF
void sam9263EthInitGpio(NetInterface *interface)
GPIO configuration.
Structure describing a buffer that spans multiple chunks.
void sam9263EthWritePhyReg(uint8_t opcode, uint8_t phyAddr, uint8_t regAddr, uint16_t data)
Write PHY register.
error_t sam9263EthSendPacket(NetInterface *interface, const NetBuffer *buffer, size_t offset, NetTxAncillary *ancillary)
Send a packet.
void sam9263EthEventHandler(NetInterface *interface)
SAM9263 Ethernet MAC event handler.
uint16_t sam9263EthReadPhyReg(uint8_t opcode, uint8_t phyAddr, uint8_t regAddr)
Read PHY register.
Transmit buffer descriptor.
Receive buffer descriptor.
void sam9263EthInitBufferDesc(NetInterface *interface)
Initialize buffer descriptors.
void sam9263EthTick(NetInterface *interface)
SAM9263 Ethernet MAC timer handler.
void sam9263EthEnableIrq(NetInterface *interface)
Enable interrupts.
void emacIrqWrapper(void)
void sam9263EthDisableIrq(NetInterface *interface)
Disable interrupts.
const NicDriver sam9263EthDriver
SAM9263 Ethernet MAC driver.
error_t sam9263EthUpdateMacConfig(NetInterface *interface)
Adjust MAC configuration parameters for proper operation.
void sam9263EthIrqHandler(void)
SAM9263 Ethernet MAC interrupt service routine.
error_t sam9263EthReceivePacket(NetInterface *interface)
Receive a packet.
error_t sam9263EthUpdateMacAddrFilter(NetInterface *interface)
Configure MAC address filtering.
error_t sam9263EthInit(NetInterface *interface)
SAM9263 Ethernet MAC initialization.