Go to the documentation of this file.
31 #ifndef _STM32H5XX_ETH_DRIVER_H
32 #define _STM32H5XX_ETH_DRIVER_H
38 #ifndef STM32H5XX_ETH_TX_BUFFER_COUNT
39 #define STM32H5XX_ETH_TX_BUFFER_COUNT 8
40 #elif (STM32H5XX_ETH_TX_BUFFER_COUNT < 1)
41 #error STM32H5XX_ETH_TX_BUFFER_COUNT parameter is not valid
45 #ifndef STM32H5XX_ETH_TX_BUFFER_SIZE
46 #define STM32H5XX_ETH_TX_BUFFER_SIZE 1536
47 #elif (STM32H5XX_ETH_TX_BUFFER_SIZE != 1536)
48 #error STM32H5XX_ETH_TX_BUFFER_SIZE parameter is not valid
52 #ifndef STM32H5XX_ETH_RX_BUFFER_COUNT
53 #define STM32H5XX_ETH_RX_BUFFER_COUNT 8
54 #elif (STM32H5XX_ETH_RX_BUFFER_COUNT < 1)
55 #error STM32H5XX_ETH_RX_BUFFER_COUNT parameter is not valid
59 #ifndef STM32H5XX_ETH_RX_BUFFER_SIZE
60 #define STM32H5XX_ETH_RX_BUFFER_SIZE 1536
61 #elif (STM32H5XX_ETH_RX_BUFFER_SIZE != 1536)
62 #error STM32H5XX_ETH_RX_BUFFER_SIZE parameter is not valid
66 #ifndef STM32H5XX_ETH_IRQ_PRIORITY_GROUPING
67 #define STM32H5XX_ETH_IRQ_PRIORITY_GROUPING 3
68 #elif (STM32H5XX_ETH_IRQ_PRIORITY_GROUPING < 0)
69 #error STM32H5XX_ETH_IRQ_PRIORITY_GROUPING parameter is not valid
73 #ifndef STM32H5XX_ETH_IRQ_GROUP_PRIORITY
74 #define STM32H5XX_ETH_IRQ_GROUP_PRIORITY 12
75 #elif (STM32H5XX_ETH_IRQ_GROUP_PRIORITY < 0)
76 #error STM32H5XX_ETH_IRQ_GROUP_PRIORITY parameter is not valid
80 #ifndef STM32H5XX_ETH_IRQ_SUB_PRIORITY
81 #define STM32H5XX_ETH_IRQ_SUB_PRIORITY 0
82 #elif (STM32H5XX_ETH_IRQ_SUB_PRIORITY < 0)
83 #error STM32H5XX_ETH_IRQ_SUB_PRIORITY parameter is not valid
87 #define ETH_MACCR_RESERVED15 0x00008000
90 #ifndef ETH_MMCRIMR_RXLPITRCIM
91 #define ETH_MMCRIMR_RXLPITRCIM 0x08000000
92 #define ETH_MMCRIMR_RXLPIUSCIM 0x04000000
93 #define ETH_MMCRIMR_RXUCGPIM 0x00020000
94 #define ETH_MMCRIMR_RXALGNERPIM 0x00000040
95 #define ETH_MMCRIMR_RXCRCERPIM 0x00000020
99 #ifndef ETH_MMCTIMR_TXLPITRCIM
100 #define ETH_MMCTIMR_TXLPITRCIM 0x08000000
101 #define ETH_MMCTIMR_TXLPIUSCIM 0x04000000
102 #define ETH_MMCTIMR_TXGPKTIM 0x00200000
103 #define ETH_MMCTIMR_TXMCOLGPIM 0x00008000
104 #define ETH_MMCTIMR_TXSCOLGPIM 0x00004000
108 #define ETH_TDES0_BUF1AP 0xFFFFFFFF
109 #define ETH_TDES1_BUF2AP 0xFFFFFFFF
110 #define ETH_TDES2_IOC 0x80000000
111 #define ETH_TDES2_TTSE 0x40000000
112 #define ETH_TDES2_B2L 0x3FFF0000
113 #define ETH_TDES2_VTIR 0x0000C000
114 #define ETH_TDES2_B1L 0x00003FFF
115 #define ETH_TDES3_OWN 0x80000000
116 #define ETH_TDES3_CTXT 0x40000000
117 #define ETH_TDES3_FD 0x20000000
118 #define ETH_TDES3_LD 0x10000000
119 #define ETH_TDES3_CPC 0x0C000000
120 #define ETH_TDES3_SAIC 0x03800000
121 #define ETH_TDES3_THL 0x00780000
122 #define ETH_TDES3_TSE 0x00040000
123 #define ETH_TDES3_CIC 0x00030000
124 #define ETH_TDES3_FL 0x00007FFF
127 #define ETH_TDES0_TTSL 0xFFFFFFFF
128 #define ETH_TDES1_TTSH 0xFFFFFFFF
129 #define ETH_TDES3_OWN 0x80000000
130 #define ETH_TDES3_CTXT 0x40000000
131 #define ETH_TDES3_FD 0x20000000
132 #define ETH_TDES3_LD 0x10000000
133 #define ETH_TDES3_TTSS 0x00020000
134 #define ETH_TDES3_ES 0x00008000
135 #define ETH_TDES3_JT 0x00004000
136 #define ETH_TDES3_FF 0x00002000
137 #define ETH_TDES3_PCE 0x00001000
138 #define ETH_TDES3_LOC 0x00000800
139 #define ETH_TDES3_NC 0x00000400
140 #define ETH_TDES3_LC 0x00000200
141 #define ETH_TDES3_EC 0x00000100
142 #define ETH_TDES3_CC 0x000000F0
143 #define ETH_TDES3_ED 0x00000008
144 #define ETH_TDES3_UF 0x00000004
145 #define ETH_TDES3_DB 0x00000002
146 #define ETH_TDES3_IHE 0x00000001
149 #define ETH_TDES0_TTSL 0xFFFFFFFF
150 #define ETH_TDES1_TTSH 0xFFFFFFFF
151 #define ETH_TDES2_IVT 0xFFFF0000
152 #define ETH_TDES2_MSS 0x00003FFF
153 #define ETH_TDES3_OWN 0x80000000
154 #define ETH_TDES3_CTXT 0x40000000
155 #define ETH_TDES3_OSTC 0x08000000
156 #define ETH_TDES3_TCMSSV 0x04000000
157 #define ETH_TDES3_CDE 0x00800000
158 #define ETH_TDES3_IVLTV 0x00020000
159 #define ETH_TDES3_VLTV 0x00010000
160 #define ETH_TDES3_VT 0x0000FFFF
163 #define ETH_RDES0_BUF1AP 0xFFFFFFFF
164 #define ETH_RDES2_BUF2AP 0xFFFFFFFF
165 #define ETH_RDES3_OWN 0x80000000
166 #define ETH_RDES3_IOC 0x40000000
167 #define ETH_RDES3_BUF2V 0x02000000
168 #define ETH_RDES3_BUF1V 0x01000000
171 #define ETH_RDES0_IVT 0xFFFF0000
172 #define ETH_RDES0_OVT 0x0000FFFF
173 #define ETH_RDES1_OPC 0xFFFF0000
174 #define ETH_RDES1_TD 0x00008000
175 #define ETH_RDES1_TSA 0x00004000
176 #define ETH_RDES1_PV 0x00002000
177 #define ETH_RDES1_PFT 0x00001000
178 #define ETH_RDES1_PMT 0x00000F00
179 #define ETH_RDES1_IPCE 0x00000080
180 #define ETH_RDES1_IPCB 0x00000040
181 #define ETH_RDES1_IPV6 0x00000020
182 #define ETH_RDES1_IPV4 0x00000010
183 #define ETH_RDES1_IPHE 0x00000008
184 #define ETH_RDES1_PT 0x00000007
185 #define ETH_RDES2_L3L4FM 0xE0000000
186 #define ETH_RDES2_L4FM 0x10000000
187 #define ETH_RDES2_L3FM 0x08000000
188 #define ETH_RDES2_MADRM 0x07F80000
189 #define ETH_RDES2_HF 0x00040000
190 #define ETH_RDES2_DAF 0x00020000
191 #define ETH_RDES2_SAF 0x00010000
192 #define ETH_RDES2_VF 0x00008000
193 #define ETH_RDES2_ARPRN 0x00000400
194 #define ETH_RDES3_OWN 0x80000000
195 #define ETH_RDES3_CTXT 0x40000000
196 #define ETH_RDES3_FD 0x20000000
197 #define ETH_RDES3_LD 0x10000000
198 #define ETH_RDES3_RS2V 0x08000000
199 #define ETH_RDES3_RS1V 0x04000000
200 #define ETH_RDES3_RS0V 0x02000000
201 #define ETH_RDES3_CE 0x01000000
202 #define ETH_RDES3_GP 0x00800000
203 #define ETH_RDES3_RWT 0x00400000
204 #define ETH_RDES3_OE 0x00200000
205 #define ETH_RDES3_RE 0x00100000
206 #define ETH_RDES3_DE 0x00080000
207 #define ETH_RDES3_LT 0x00070000
208 #define ETH_RDES3_ES 0x00008000
209 #define ETH_RDES3_PL 0x00007FFF
212 #define ETH_RDES0_RTSL 0xFFFFFFFF
213 #define ETH_RDES1_RTSH 0xFFFFFFFF
214 #define ETH_RDES3_OWN 0x80000000
215 #define ETH_RDES3_CTXT 0x40000000
uint16_t stm32h5xxEthReadPhyReg(uint8_t opcode, uint8_t phyAddr, uint8_t regAddr)
Read PHY register.
error_t stm32h5xxEthSendPacket(NetInterface *interface, const NetBuffer *buffer, size_t offset, NetTxAncillary *ancillary)
Send a packet.
Structure describing a buffer that spans multiple chunks.
error_t stm32h5xxEthInit(NetInterface *interface)
STM32H5 Ethernet MAC initialization.
void stm32h5xxEthInitGpio(NetInterface *interface)
GPIO configuration.
void stm32h5xxEthTick(NetInterface *interface)
STM32H5 Ethernet MAC timer handler.
const NicDriver stm32h5xxEthDriver
STM32H5 Ethernet MAC driver.
error_t stm32h5xxEthReceivePacket(NetInterface *interface)
Receive a packet.
error_t stm32h5xxEthUpdateMacAddrFilter(NetInterface *interface)
Configure MAC address filtering.
void stm32h5xxEthInitDmaDesc(NetInterface *interface)
Initialize DMA descriptor lists.
void stm32h5xxEthDisableIrq(NetInterface *interface)
Disable interrupts.
uint32_t stm32h5xxEthCalcCrc(const void *data, size_t length)
CRC calculation.
Network interface controller abstraction layer.
void stm32h5xxEthEventHandler(NetInterface *interface)
STM32H5 Ethernet MAC event handler.
error_t stm32h5xxEthUpdateMacConfig(NetInterface *interface)
Adjust MAC configuration parameters for proper operation.
void stm32h5xxEthWritePhyReg(uint8_t opcode, uint8_t phyAddr, uint8_t regAddr, uint16_t data)
Write PHY register.
void stm32h5xxEthEnableIrq(NetInterface *interface)
Enable interrupts.